I. INTRODUCTION
Recent Si CMOS technologies have been achieving high f T and high f max enough to realize RF circuits. Large portions of RF functionalities have been integrated into CMOS chip. However, some discrete elements still remain on boards. One of these is an inductor used in low noise amplifiers (LNAs). On-chip inductors are widely used in modern RF CMOS circuits however they degrade noise figure (NF) of LNAs. Because on-chip inductors have low quality factor (around 10 at the highest), and resistance of input inductor becomes thermal-noise sources.
One of solutions for achieving high-Q inductors on a Si substrate is the use of wafer level package (WLP) process [1] . It has been reported that inductors embedded in WLP process (WLP inductors) have Q-factor of over 20 on the lossy Si substrate. We have simulated performances of a LNA with WLP inductors and discussed merits of WLP inductors.
The present paper fabricates and measures the LNA with WLP inductors, and we will show that NF of LNAs can be improved by applying WLP inductors. Section II reviews advantages of WLP inductors and a LNA design. In the Section III, measured characteristics of LNAs are discussed. The paper is concluded in Section IV.
II. WLP INDUCTORS AND LNA DESIGN
Two factors, resistance and substrate losses, degrade Q of on-chip inductors. Metal layers in Si LSI are thin, and onchip wirings have large resistance. Magnetic flux induced by the inductor penetrates the lossy Si substrate; eddy current is generated in the substrate and degrades Q of inductors. Figure 1 shows a cross section of the WLP process. This technology provides (1) low-resistive copper lines due to thick metal-layers, and (2) low substrate-loss due to thick dielectric (resin) layers that separate lines from the Si substrate and reduce induced eddy currents in the Si substrate. Thus, WLP process can improve Q of inductors. Figure 2 shows simulated Q-factors of on-chip and WLP inductors. These inductors are designed to have the same inductance 0.8 nH at 2 GHz. The maximum Q of the WLP inductor is 35 which is about 3 times higher than that of the on-chip inductor. Figure 3 shows a schematic of the LNA for discussing impacts of WLP inductors. All inductors in the circuit are fabricated by using WLP process. The topology proposed in [3] is applied for achieving wider gain-bandwidth. The cascode topology improves a gain and a reverse isolation. The load is designed to improve the gain around 2 GHz. The value of L load is set to 6.6 nH, and that of R load is 50 . A source-follower buffer is adopted for 50 Ω output matching.
To discuss the advantage of WLP inductors, we also design the LNA with only on-chip inductors and the same topology in Figure 6 shows input and output reflection coefficients. At the frequency of 2 GHz, S 11 is -4.0 dB for the WLP LNA, and is -7.0 dB for the on-chip LNA. S 22 are almost the same as shown in Fig. 6 , because the same output buffer circuit is used in both LNAs. Performances of two LNAs are summarized in Table I. IV. CONCLUSION The LNA with high-Q inductors embedded in WLP process was presented and was compared to the conventional one with only on-chip inductors. Measurement results showed that NF of LNA can be improved by replacing on-chip inductors with WLP inductors. WLP inductors are expected to improve noise characteristics of modern RF circuits because they depend on Q of inductors. The introduction of WLP inductors would provide big benefits to RF circuits especially in future CMOS processes that have thinner metal and dielectric layers. 
